Chapter 1: About the FIR Compiler
Device Family Support
Device Family Support
Table 1–3 defines the device support levels for Altera IP cores.
Table 1–3. Altera IP Core Device Support Levels
1–5
FPGA Device Families
Preliminary support —The IP core is verified with
preliminary timing models for this device family. The IPcore
meets all functional requirements, but might still be
undergoing timing analysis for the device family. It can be
used in production designs with caution.
Final support —The IP core is verified with final timing
models for this device family. The IP core meets all
functional and timing requirements for the device family and
can be used in production designs.
HardCopy Device Families
HardCopy Companion —The IP core is verified with
preliminary timing models for the HardCopy companion
device. The IP core meets all functional requirements, but
might still be undergoing timing analysis for the HardCopy
device family. It can be used in production designs with
caution.
HardCopy Compilation —The IP core is verified with final
timing models for the HardCopy device family. The IP core
meets all functional and timing requirements for the device
family and can be used in production designs.
Table 1–4 shows the level of support offered by the FIR Compiler to each Altera
device family.
Table 1–4. Device Family Support
Arria ? GX
Arria II GX
Arria II GZ
Cyclone ?
Cyclone II
Cyclone III
Cyclone III LS
Cyclone IV GX
HardCopy ? II
HardCopy III
HardCopy IV E
HardCopy IV GX
Device Family
Support
Final
Final
Final
Final
Final
Final
Final
Final
HardCopy Compilation
HardCopy Compilation
HardCopy Compilation
HardCopy Compilation
Stratix
?
Final
Stratix II
Stratix II GX
Stratix III
Stratix IV GT
Stratix IV GX/E
Stratix V
Stratix GX
Other device families
Final
Final
Final
Final
Final
Preliminary
Final
No support
? May 2011
Altera Corporation
相关PDF资料
IP-NCO IP NCO COMPILER
IP-NIOS IP NIOS II MEGACORE
IP-PCI/MT64 IP PCI 64BIT MASTER/TARGET
IP-PCIE/8 IP PCI EXPRESS, X8
IP-POSPHY4 IP POS-PHY L4
IP-RIOPHY IP RAPID I/O
IP-RLDRAMII IP RLDRAM II CONTROLLER
IP-RSDEC IP REED-SOLOMON DECODER
相关代理商/技术参数
IP-FIRII 功能描述:开发软件 FIR Compiler II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPFLBPT2 制造商:Carlo Gavazzi 功能描述:IL 35MM MUSH P-P PL 22MM RED
IPG1-0-90 制造商:Sensata Technologies 功能描述:1 Pole
IPG1-1-41-203-90 制造商:Sensata Technologies 功能描述:1 Pole
IPG1-1-51-103-A-00-V 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 10A 65VDC
IPG1-1-52-303-A-00-V 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 30A 65VDC
IPG1-1-61-153-00-V 制造商:Airpax 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A
IPG1-1-61-153-90-V 制造商:Airpax 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A